




I.C. DATA.


LIST OF COMPONENTS

P38, 3x27K → 3x2K2; 3x220 → LINKS.

P6+7, COMP. VALUE CHANGES IN PULSE GENERATORS.

MKIII

NOV 79.





STEP DOWN TRANSFORMER MAINS LINE INTERFERENCE SUPPRESSION FOR 'EARTHY' AND 'LIVE'


MAINS SYNC. SQ. WAVE GENERATOR. SWITCHES FRONT PANEL

TRIAC GATE DRIVE, TRIACS, SNUBBER

### RAIL CONNECTIONS



## AUDIO




STEREO JACK  
SOCKET ON  
BACK  
PANEL  
WITH RESISTORS

DIFFERENTIAL LOG AUDIO AMP.

MUSIC/AUTO SWITCH, AUDIO DETECTION AND A.C.C.

## RUN



VOLTAGE CONTROLLED RUN PULSE GEN.  
SPEED POT, RUN/STOP SWITCH, SLOW/FAST


DIVIDE PULSE  
RATE BY 64

DRAIN-3  
TO P.C.B.


TC PULSE  
INVERTER


RUN 4-BIT BINARY CODED  
DECIMAL UP/DOWN COUNTER

## REVERSING




## PATTERN





## DECODING




DECODING OF DATA CHANNELS 1-4 INTO 1-5, AND INHIBITION OF DRIVE

THE OUTPUT OF A GATE IS ONLY 'HI' AND HENCE ITS LIGHT IS ON, IF ALL THE INPUTS TO IT ARE 'LO'.


## CONTROL SIGNAL 'C'

PULSES START 85µs BEFORE ZERO CROSSING AND FINISH AT ZERO CROSSING. THEY INHIBIT THE OUTPUTS OF THE GATES FOR THIS PERIOD.

PAIRS OF PULSES ARE OMITTED ON DIM. 'C' ALSO CONTROLS THE MEMORY PULL UP RESISTORS, SO IF A PULSE IS OMITTED, ZEROS ARE FED INTO THE LATCH AND THESE INHIBIT THE OUTPUTS OF THE GATES FOR THE NEXT WHOLE CYCLE.



DECODING OF DATA CHANNELS 6-9 INTO 6-10, AND INHIBITION OF DRIVE



DISPLAY L.E.D.S, OPTO ISOLATOR L.E.D.S, OPEN CIRCUIT L.E.D. BI-PASS DIODES, CURRENT SOURCE DRIVER



## HEF 4011B



HE


## QUADRUPLE 2-INPUT NAND GATE

The HEF4011B provides the positive quadruple 2-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



HEF4011BP: 14-lead DIL; plastic (SOT-27).  
HEF4011BD: 14-lead DIL; ceramic (SOT-73).

## LOGIC DIAGRAM



## FAMILY DATA



IDD LIMITS category GATES

see Family Specifications

## DUAL D-TYPE FLIP-FLOP

The HEF4013B is a dual D-type flip-flop which is edge-triggered and features independent set clear direct, and clock inputs. Data is accepted when CP is LOW and transferred to the output on the positive-going edge of the clock.

The active HIGH asynchronous clear-direct (CP) and set-direct (SP) are independent and over D or CP inputs. The outputs are buffered for best system performance.



HEF4013BP: 14-lead DIL; plastic (SOT-27).  
HEF4013BD: 14-lead DIL; ceramic (SOT-73).

## TRUTH TABLES

| inputs         |                |    |   | outputs |           |
|----------------|----------------|----|---|---------|-----------|
| S <sub>D</sub> | C <sub>D</sub> | CP | D | O       | $\bar{O}$ |
| H              | L              | X  | X | H       | L         |
| L              | L              | X  | X | L       | H         |
| L              | L              | X  | X | H       | H         |

| inputs         |                |    |   | outputs          |           |
|----------------|----------------|----|---|------------------|-----------|
| S <sub>D</sub> | C <sub>D</sub> | CP | D | O <sub>n+1</sub> | $\bar{O}$ |
| L              | L              | /  | L | L                | H         |
| L              | L              | /  | H | H                | L         |

H = HIGH state (the more positive vol)  
L = LOW state (the less positive vol)  
X = state is immaterial  
/ = positive-going transition  
O<sub>n+1</sub> = state after clock positive transition

## PINNING

D data inputs  
CP clock input (L to H edge-triggered)  
S<sub>D</sub> asynchronous set-direct input (active HIGH)  
C<sub>D</sub> asynchronous clear-direct input (active HIGH)  
O true output  
 $\bar{O}$  complement output

## FAMILY DATA

IDD LIMITS category FLIP-FLOPS

see Family Specifications